

## PCI EXPRESS JITTER ATTENUATOR

## ICS9DB202-01

# GENERAL DESCRIPTION




The ICS9DB202-01 is a high performance 1-to-1 Differential-to HCSL Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low

bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuating device may be necessary in order to reduce high frequency random and deterministic jitter components from the PLL synthesizer and from the system board.

# **F**EATURES


- One 0.7V current mode differential HCSL output pair
- One differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum output frequency: 140MHz
- Input frequency range: 90MHz 140MHz
- VCO range: 450MHz 700MHz
- Cycle-to-cycle jitter: 30ps (maximum)
- RMS phase jitter @ 100MHz, (1.5MHz 22MHz): 2.31ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard and lead-free RoHS compliant packages
- Industrial temperature information available upon request

# **BLOCK DIAGRAM**



1

# PIN ASSIGNMENT



32-Lead VFQFN
5mm x 5mm x 0.95 package body
K Package
Top View

# ICS9DB202-01 PCI EXPRESS JITTER ATTENUATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	уре	Description
1	IREF	Input		A fixed precision resistor (475 $\Omega$ ) from this pin to ground provides a reference current used for differential current-mode PCIEX clock outputs.
2, 6, 7, 8, 11, 12, 14, 15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32	nc	Unused		No connect.
3	$V_{\scriptscriptstyleDDA}$	Power		Analog supply pin. Requires $24\Omega$ series resistor.
4	CLK	Input	Pulldown	Non-inverting differential clock input.
5	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. $V_{\tiny DD}/2$ default when left floating.
9, 10	PCIEXT0, PCIEXC0	Output		Differential output pairs. HCSL interface levels.
13, 20	$V_{_{ m DD}}$	Power		Core supply pins.
27	GND	Power		Power supply ground.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R	Input Pulldown Resistor			51		ΚΩ

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{ID}$  -0.5 V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DD}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA}$  34.8°C/W (0 lfpm)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C, RREF =  $475\Omega$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				112	mA
I <sub>DDA</sub>	Analog Supply Current				22	mA

**Table 3B. Differential DC Characteristics,**  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C, RREF =  $475\Omega$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	CLK, nCLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current	CLK, nCLK	$V_{DD} = 3.465V, V_{IN} = 0V$			150	μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpu	t Voltage; NOTE 1, 2		GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: Common mode voltage is defined as  $V_{\rm in}$ .

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is V<sub>nn</sub> + 0.3V.

Table 3C. HCSL DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C, RREF = 475 $\Omega$ 


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I <sub>OH</sub>	Output Current		12	14	16	mA
V <sub>OH</sub>	Output High Voltage		610		780	mV
V <sub>OL</sub>	Output Low Voltage				-5	mV
l <sub>oz</sub>	High Impedance Leakage Current		-10		10	μΑ
V <sub>ox</sub>	Output Crossover Voltage		250		550	mV

Table 4. AC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C, RREF = 475 $\Omega$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				140	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 1	Integration Range: 1.5MHz - 22MHz		2.31		ps
tjit(cc)	Cycle-to-Cycle Jitter				30	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		48		52	%

NOTE 1: Please refer to the Phase Noise Plot following this section.

# Typical Phase Noise at 100MHz





The illustrated phase noise plot was taken using a low phase noise signal generator, the noise floor of the signal generator is less than that of the device under test.

Using this configuration allows one to see the true spectral purity or phase noise performance of the PLL in the device under test.

Due to the tracking ability of a PLL, it will track the input signal up to its loop bandwidth. Therefore, if the input phase noise is greater than that of the PLL, it will increase the output phase noise performance of the device. It is recommended that the phase noise performance of the input is verified in order to achieve the above phase noise performance.


# PARAMETER MEASUREMENT INFORMATION






## 3.3V HCSL OUTPUT LOAD AC TEST CIRCUIT


## DIFFERENTIAL INPUT LEVEL





## CYCLE-TO-CYCLE JITTER

# OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



## HCSL OUTPUT RISE/FALL TIME

# **APPLICATION INFORMATION**

## Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS9DB202-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\text{DD}}$  and  $V_{\text{DDA}}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $24\Omega$  resistor along with a  $10\mu\text{F}$  and a  $.01\mu\text{F}$  bypass capacitor should be connected to each  $V_{\text{DDA}}$  pin. The  $10\Omega$  resistor can also be replaced by a ferrite bead.




FIGURE 1. POWER SUPPLY FILTERING

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{_{DD}}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\tiny DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

## DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{\mbox{\tiny SWING}}$  and  $V_{\mbox{\tiny CH}}$  must meet the  $V_{\mbox{\tiny PP}}$  and  $V_{\mbox{\tiny CMR}}$  input requirements. Figures 3A to 3D show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

# RELIABILITY INFORMATION

#### SCHEMATIC EXAMPLE

The schematic below illustrates two different terminations. Both are reliable and adequate. The PCI Express termination is recommended for all PCI Express application. The optional

termination, which has a slightly better signal integrity, is recommended for all other applications.




FIGURE 4. EXAMPLE OF ICS9DB202-01

# RELIABILITY INFORMATION

Table 5.  $\theta_{_{JA}} \text{vs. Air Flow Table For 32 Lead VFQFN Package}$ 

# $\theta_{_{JA}}$ 0 Air Flow (Linear Feet per Minute)

0

Multi-Layer PCB, JEDEC Standard Test Boards 34.8C/W

#### **TRANSISTOR COUNT**

The transistor count for ICS9DB202-01 is: 2471

## PACKAGE OUTLINE - K SUFFIX FOR 32 LEAD VFQFN




TABLE 6. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
SYMBOL	MINIMUM	MAXIMUM				
N	3	2				
Α	0.80	1.0				
A1	0	0.05				
А3	0.25 Reference					
b	0.18	0.30				
е	0.50 BASIC					
N <sub>D</sub>	8	3				
$N_{\rm E}$	8	3				
D	5.	.0				
D2	1.25 3.25					
E	5	.0				
E2	1.25 3.25					
L	0.30	0.50				

Reference Document: JEDEC Publication 95, MO-220

# ICS9DB202-01 PCI EXPRESS JITTER ATTENUATOR

Table 7. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS9DB202CK-01	ICS9DB202CK-01	32 Lead VFQFN	Tray	0°C to 70°C
ICS9DB202CK-01T	ICS9DB202CK-01	32 Lead VFQFN	2500 Tape & Reel	0°C to 70°C
ICS9DB202CK-01LF	ICS9DB202CK-01L	32 Lead "Lead-Free" VFQFN	Tray	0°C to 70°C
ICS9DB202CK-01LFT	ICS9DB202CK-01L	32 Lead "Lead-Free" VFQFN	2500 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
В	T3C	3	HCSL Table -adjusted $V_{\rm OH}$ min from 680mV to 610mV and added $V_{\rm OH}$ max.	12/21/04			
В		1	Features Section - added Input Frequency Range and VCO Range bullets.	7/14/06			

# Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

## **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

